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Abstract
A variable width pulse generator featuring more than 4-V peak amplitude and less than 10-ns FWHM is described. In
this design the width of the pulses is controlled by means of the control signal slope. Thus, a variable transition time
control circuit (TTCC) is also developed, based on the charge and discharge of a capacitor by means of two tunable
current sources. Additionally, it is possible to activate/deactivate the pulses when required, therefore allowing
the creation of any desired pulse pattern. Furthermore, the implementation presented here can be electronically
controlled. In conclusion, due to its versatility, compactness and low cost it can be used in a wide variety of
applications.
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1. Introduction1
Compact pulse generators in the ns and sub-ns range have a number of applications in scientiﬁc research. They2
are required in both laboratory and ﬁeld tests, and sometimes size and low cost demands make commercially3
available instruments unsuitable to cover these needs. This may happen for instance when building up a complex4
instrument, where signal processing boards need to integrate pulse injection subsystems for diagnosis. In some5
other applications it is necessary to provide multichannel signals, and pulse division or ampliﬁcation signiﬁcantly6
degrade signal integrity when the widths are in the range of nanoseconds or below. One example application was the7
construction of Cherenkov telescopes for MAGIC [1] and CTA [2] experiments, which are cornerstone instruments8
for Astroparticle Physics research. Based on the pioneer work of one of the recipients of 1958 Nobel prize on physics,9
these instruments take beneﬁt of the radiation emitted by particles traveling faster than light in the atmosphere10
[3]. Since the duration of the Cherenkov light is on the order of a few nanoseconds, compact pulse generators were11
soon needed in the experiment for performing both laboratory and ﬁeld tests in several parts of the telescope, such12
as the photodetector signal acquisition chain or the camera calibration subsystem [4].13
In previous work we proposed prototypes of compact, ﬁxed pulse width generators in the nanosecond range,14
such as the one described in [5], which was based on a scintillator, or the one presented in [6], based on step15
recovery diodes. Interesting papers devoted to high-bandwidth compact pulse generators can be found in scientiﬁc16
journals. It is worth to mention the picosecond-range pulse generator of Lee and Nguyen [7], the design of Ziegler17
et al. based on FPGA with 64 channels [8], or the prototype presented by Sanchez et al. in [9], which features the18
possibility of modifying the pulse width. Gil et al. presents in [10] a pulse generator for the HADES experiment19
able to provide random patterns, and Zhu and Wang published another one in [11] based on FPGAs. Other designs20
devoted to driving LEDs can be found in [12] and [13]. A good review of picosecond pulse generator topologies based21
on transistors and avalanche diodes can be found in [14]. Pulse generators based on solitons propagated through22
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2nonlinear transmission lines (NLTLs) have been the subject of fascinating and extensive research [15, 16, 17].23
NLTLs exhibit diﬃculties in impedance matching and rising/fall end control, but have been very successful for24
the development of comb generators [18, 19]. Rise and fall times of few picoseconds can be obtained with special25
diﬀerential ampliﬁers fabricated with InP Heterojunction Bipolar Transistor technologies [20].26
The pulse generator we present in this work oﬀers the possibility of electronically tuning the pulse width with27
independent control of the rise and fall times. This feature multiplies the potential to develop fast quality control28
and calibration protocols. The design is compact, has a low cost and is easy to manufacture. We have obtained29
pulses with widths of 10 ns and amplitudes in excess of 4 V without using integrated ASIC technologies. With the30
guidelines described here the design can also be implemented in a single chip but at the expense of a signiﬁcant31
cost increase for a single unit. Given the fact that our major limitations in this design come from layout and32
interconnection parasitics, it is expected to achieve narrower pulses with an ASIC version of the core of the pulse33
generator. In this paper we describe in detail the schematics, the pulses we have obtained and the key speciﬁcations.34
2. Pulse generator design35
The overall structure of the pulse generator is shown in Figure 1. The design has been divided into several blocks,36
which have been implemented in diﬀerent subcircuits. Thanks to the modularity of the design, each block has been37
designed, implemented and tested separately, though the integration in one single circuit is straightforward. High38
speed PCB layout techniques should be employed in the implementation of the circuits in order to preserve the39
signal integrity throughout the entire system.40
The main stage is the Signal On Transition (SOT) Pulse Generator. This circuit is the responsible of the variable41
width, ns-range pulse generation. The main feature of the SOT is the ability to select the pulse width by means42
of an external control voltage, which usually consists in a low frequency pulse generator. A matching stage is also43
necessary in order to adapt the raw pulse to the required output characteristics (voltage levels, load eﬀects, high44
current, 50-Ω impedance).45
The Transition Time Control Circuit (TTCC) produces the control signals that determine the output pulse46
characteristics.47
As the system is biased by means of current sources, the construction of the bias generation stage will be48
discussed in section 2.2.49
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Figure 1: Block diagram of the SOT pulser full system
2.1. Signal On Transition (SOT) pulse generator50
The pulse generator schematic is shown in Figure 2(a). It is composed of a current source, a resistor and four51
N-channel enhancement transistors. Two reference voltages (V1 and V2) and one control signal (VCONTROL) are52
needed to control the conduction and cut-oﬀ state of the transistors, which determine the path of the current. The53
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signal used as VCONTROL is a low-bandwidth pulse generator. When there is a transition from low to high in this54
control signal (or vice versa), around the middle point of the transition, the current is driven through the resistor55
and the voltage drop across it produces the output pulse. For that reason this circuit has been named Signal On56
Transition Pulse Generator. This design is based on the Patents US 6433720 [21] and US 6642878 [22].57
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Figure 2: (a) SOT pulser schematic. (b) Output signal.
58
Initially VCONTROL is at a high level with a value higher than V2, so transistors M2 and M3 are ON, while59
M1 and M4 are OFF (marked as path 1 in Figure 2). When VCONTROL decreases to a value between V2 and V1,60
transistor M1 changes to conduction state and M2 to cut-oﬀ (path 2 in Figure 2). Finally, VCONTROL decreases61
below V1 and consequently transistor M4 enters into conduction while M1 and M3 change to oﬀ state (path 3 in62
Figure 2). While VCONTROL is between the reference voltages V1 and V2, the current passes through the resistance63
R. Therefore, a negative pulse is generated at the output of the circuit (i.e., at the drain terminal of transistor M1).64
This pulse is base-lined at the voltage VDD. Similarly, a second pulse is created in the low-high transition of the65
control signal. As will be discussed later, these pulses created on the leading and trailing edges of VCONTROL can66
have diﬀerent widths depending on the rise and fall times of the control signal. It is possible to turn oﬀ the current67
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source during one of these edges to obtain only one pulse, if desired. A signiﬁcant characteristic of the SOT pulser68
is its high immunity to the ringing of the control signal, as the pulse is produced only in the central part of the69
transition and therefore it is not aﬀected by the very common signal distortion produced at the start and end of the70
edges, as can be seen in Figure 2(b). As the pulse width corresponding to the time VCONTROL is between V1 and71
V2, it can be controlled by two means: increasing the diﬀerence between V1 and V2, or changing the slew rate of the72
control signal. The ﬁrst approach implies a smaller range of variation, as if the reference voltages are too similar or73
too diﬀerent the transistors could biased into a non-desirable operation point. Consequently the second approach74
is developed, i.e. voltages V1 and V2 are ﬁxed and the rise and fall time of VCONTROL are variable. In order75
to perform a preliminary analysis of the circuit behavior, an implementation with discrete components has been76
produced and tested. Nevertheless, an integrated circuit implementation is straightforward and recommendable, as77
the design only contains resistors and four identical transistors.78
2.2. Bias stage79
One of the guidelines in the design has been the use of as few components as possible in order to avoid complexity80
and to decrease the cost. There are several ways to implement current sources, which can be looked up in the81
literature, and we ﬁnally decided to use a quite simple topology, shown in Figure 3(a), instead of other more82
complex designs with operational ampliﬁers (op amps), cascode output transistors, etc. R1 is used to limit the83
maximum current through the JFET. Due to the variations in the value of the drain-source saturation current84
and pinch-oﬀ voltages (IDSS , VP ) between transistors [23], a variable resistor has been chosen, so it is possible to85
calibrate the current source to the maximum current desired. Once R1 has been ﬁxed, the value of the current86
source is changed by means of R2. The design based in JFET has several advantages: Only two or three devices87
are necessary, with simple connections. Also, the current source can be used as a ﬂoating device and, unlike other88
topologies, it is not necessary to connect one of the outputs to the power supplies. Negative feedback makes it89
stable for temperature or bias voltage drifts. Feedback also increases the output impedance.90
The current source works only if |VAB | > |VP |. In our design, we chose the J107 JFET transistor with nominal91
values of VP = −2.9 V and IDSS = 100 mA. Resistors between 40 and 550 Ω yield output current values of 34 and92
4 mA with equivalent output resistances of 2.7 and 77 kΩ. These values seem too low to be acceptable for current93
sources but we could observe in lab tests that the design performed well despite this non-ideality.94
Similar current sources will be used in other stages as it will be shown in next sections. Finally, the addition of95
a low-resistance analog switch in series with the current source allows turning it oﬀ if necessary.96
The system has been designed to work with a single external +12 V power supply. With typical LM117 voltage97
regulators, able to provide more than 1 A, all the required positive voltages can be obtained (+2.5 V, +6 V and98
+7.5 V). Positive reference voltages, which do not require to provide high currents as they are used to bias transistor99
gates, are obtained just with high resistance partitors.100
Negative reference voltages will be obtained from the accurate +6 V reference voltage with potentiometers and101
common operational ampliﬁers in inverter conﬁguration. It is evident that these op amps, and other parts of the102
system to be depicted in next sections, require negative power supplies. In particular, the system requires three103
negative power supplies, (−2.5 V, −6 V and −12 V) that can be obtained using the corresponding positive values104
as inputs of a TC962 DC-DC converter (Figure 3(b)). The model TC962 from Microchip [24] has been selected due105
to its high output current (80 mA) and its wide operation range (+3 V to +18 V). Additionally, it has a power106
conversion eﬃciency of 97% and voltage conversion eﬃciency of 99.9%. The conﬁguration shown in Figure 3(b)107
allows obtaining a negative bias voltage of =VCC from an original positive voltage +VCC .108
109
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Figure 3: Variable current source circuit (a) and negative voltage source (b)
2.3. Matching stage110
The purpose of this circuit is multiple, and it must fulﬁll the following requirements: 1) It must invert the111
output pulse and ﬁlter the DC signal, in order to be referenced to ground level and to have a positive amplitude.112
2) The input impedance must be high in order to avoid input currents. 3) The output impedance must be low in113
order to be matched to a 50-Ω load. 4) The output current must be high to connect it to a low impedance load114
providing a high amplitude pulse output. 5) Finally, this stage must feature a high bandwidth as the pulses are in115
the range of a few nanoseconds. All these requirements are fundamental in order to achieve high amplitude pulses116
free of distortion.117
After considering several options, a solution based on instrumentation ampliﬁers was chosen for that purpose118
[25, 26], conﬁgured for getting an overall unity gain since no signal ampliﬁcation is needed. Figure 4 shows the119
matching stage connected at the output of the SOT pulse generator.120
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Figure 4: SOT pulse generator plus matching stage schematic. All supply capacitors are omitted.
The structure is based in the widely-known classic 3-opamps instrumentation ampliﬁers with several modiﬁca-121
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tions. Unfortunately, to the authors' knowledge there is not any integrated instrumentation ampliﬁer fulﬁlling the122
ﬁve assumptions listed in the previous paragraph so it was built with discrete operational ampliﬁers. Two high-speed123
operational ampliﬁers were selected to build the input stage, namely ADA4857 from Analog Devices [27]. This is an124
ultralow distortion, low-noise and high-speed op amp that features an input impedance of several MΩ, a bandwidth125
of 750 MHz and a slew rate of 2800 V/µs. As it can only provide 50 mA of output current, another model must126
be selected for the diﬀerence operational ampliﬁer in the output stage. We employed the very high speed ampliﬁer127
AD8009 from Analog Devices [28]. It provides a bandwidth of 1 GHz, a slew rate of 5500 V/µs and an output128
current of 175 mA. It is extremely relevant to indicate that, unlike the two ﬁrst op amps, this component is a less129
common current-feedback operational ampliﬁer. This is the reason of using low values of resistance (300Ω, 1%),130
necessary to correctly feedback this component.131
2.4. Transition Time Control Circuit (TTCC)132
The purpose of the TTCC is to provide the SOT pulser with a control signal whose rise and fall times can be133
set at will. A longer rise or fall time results in wider pulses at the output, and vice versa. The circuit is based134
on the charge and discharge of a capacitor by means of two current sources (ICHARGE , IDISCHARGE) [29, 30].135
Thus, rise and fall times are independently controlled. The constant current guarantees a linear rate of change of136
the voltage across the capacitor, dVdt =
I
C . Transition times are therefore dependent on the values of the capacitor137
and the current. The capacitor will be ﬁxed to a constant value but the current will be variable, so modifying the138
value of the current source will change the slope of the output pulse. A four transistor design (Figure 5) has been139
implemented in order to keep both current sources always active, so faster transition times and a better performance140
can be achieved. During the rising edge the transistors M2 and M3 are on (path 1, red, in Figure 5). The transistor141
M2 allows the current coming from the top current source to charge the output capacitor. Transistor M3 creates142
a path to ground for the discharge current source in order to keep it active. Contrarily, during the falling edge143
transistors M1 and M4 are on (path 2, blue, in Figure 5).144
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Figure 5: Variable transition time circuit design
Additionally, two diodes limit the low and high voltages. In order to obtain pulses from 0 to +7.5 V, a Schottky145
diode and a +7.5 V Zener diode are used.146
2.4.1. TTCC Control147
The control of the transistor switching behavior presents certain complications since the transistors at the right148
side of the design (M2 and M4) cannot be referenced to a ﬁxed point. The voltage on points A, B and C of Figure 6149
are variable, due to the changing output voltage and the use of constant current sources. The aim is to control the150
state of all the transistors by means of just a 0 to +5 V low bandwidth pulser. This is possible if the transistors are151
7carefully selected to match with the input and output voltages required: NMOS (BSS83) for transistor M1, PMOS152
(BSS84) for transistor M2, PMOS depletion for transistor M3 and NMOS (BSS83) for transistor M4. Unfortunately153
we could not ﬁnd a P-channel depletion MOSFET in the market, but as JFET transistors are also compatible with154
this design [31], a JFET J175 is used. The ﬁnal schematic is shown in Figure 6.155
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Figure 6: Schematic of the variable rise and fall time pulse generator
Transistors M1 and J3 sources are grounded, so they are directly controlled by the control signal on their gates.156
At the gates of the other transistors a constant voltage is applied, whose value is determined by the voltage drop157
in its mirror transistor when it drives the maximum current to be used. Additionally, the maximum limit of the158
current is set by the maximum one allowed in the linear region. Higher currents are not recommended since in159
the saturation region small changes on the current involve large voltage drops across the transistor. In the case of160
transistor M4 we obtain that the voltage drop across J3 when it is on (VGS = 0 V) is about +3.2 V for a value161
of the current source of 30 mA (limit between linear and saturation regions). A value of −4 V has been then162
chosen for biasing the gate terminal of transistor M4. In the case of transistor M2, the drain to source voltage163
of transistor M1, VDS (M1) for a current of 30 mA and a gate to source voltage VGS (M1) of +5 V is inferior to164
+1 V. Therefore the gate voltage of transistor M2 is ﬁxed to +1 V. The maximum value of the charge current165
source (i.e. the one that controls the rise time) is also limited to 30 mA for symmetry. Nevertheless, according to166
the I-V characteristic curve of transistor BSS83 higher values may be used if desired. Thus, the behavior of the167
bottom part of the circuit is the following: when the control signal is at low level (0 V), J3 is ON (VGS (J3)=0 V).168
On the other hand, the highest drain to source voltage of transistor J3 is reached when the value of the current169
is maximum, which corresponds to +3.2 V at 30 mA as discussed above Consequently transistor M4 is OFF for170
the entire current source range since VGS(M4) ≤ −4 V − (−3.2 V) = −0.8 V. When the control signal changes to171
high level (+5 V), transistor J3 goes immediately into cutoﬀ. The voltage in the terminal source of transistor M4172
(i.e. the top of the discharge current source) starts to increase negatively trying to keep the current level constant.173
When the Thevenin voltage is reached, transistor M4 is turned on. The analysis of the upper part of the circuit174
is similar to that of the bottom part, with just one exception. A diode is added between the drain of transistor175
M2 and the output capacitor to prevent the inverse biasing of transistor M2 that could otherwise take place in the176
transitions of M2 from conduction (capacitor output voltage at +5 V) to cutoﬀ.177
3. Simulations178
3.1. SOT179
A simulation of the SOT circuit has been performed using Orcad PSpice. The dependence of the output pulse180
on several parameters is studied. These parameters are: 1) current provided by the source, 2) value of the resistance181
8R on which the pulse is produced, 3) gate voltage on the transistor M1, 4) rise and fall time of the control signal.182
Figure 7 shows the results of this simulation.183
From the bottom graphic of Figure 7 it is deduced that the longer the rise time is (Tr), the wider the pulses184
are. The amplitude remains constant for all the values of the rise time. These conclusions are equally valid for the185
falling time. In the same way, the greater the voltage diﬀerence between V1 and V2 is, the wider the pulses are. In186
this case the amplitude is also increased.187
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Figure 7: SOT pulse simulation obtained varying, from top to bottom: the current source value (I), resistance (R), M1 gate voltage V1
and the rise time (Tr). The trigger signal took place at 13 µs.
Higher values of the output resistance R yield in higher amplitude pulses. It can be noticed that there is a point188
from which the shape of the output pulse starts to be distorted and there is a loss of symmetry. This situation takes189
places when there is an excessive voltage drop across the resistor and the transistors are away from its operation190
point. For this reason the value of this resistor will be ﬁxed to 330 Ω. Finally, the value of the current source191
has also a direct eﬀect on the output pulse (top of Figure 7). Higher values of the current source will result in192
higher-amplitude, but also wider, pulses.193
4. Results194
4.1. SOT195
In order to measure the output of the pulse generator, a DC-block is used to avoid the ﬂow of direct current196
towards the oscilloscope, what would cause an improper output. Broadband performance and matching to the 50197
Ω input impedance of the oscilloscope are critical issues in order to minimize the pulse distortion and ringing. The198
selected model is a coaxial DC-block BLK-89+ from Mini-Circuits [32], which features a wide band from 0.1 MHz to199
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8 GHz and a low insertion loss. The parameters of the SOT pulse generator have been ﬁxed as follows: R = 330 Ω,200
VDD = +6 V, V1 = +2 V and V2 = +4 V. The current source provides 32.5 mA and the control voltage consists201
in a periodic pulse of 400 ns, with low and high values of 0 and +7.5 V respectively. This signal is provided by a202
Tektronix AFG3252 waveform generator. The high level of the control voltage has been chosen several volts greater203
than V2 in order to guarantee the correct turn oﬀ of the transistor M1 when the voltage control level is at high204
state. The measurements have been taken for various values of the leading and falling edge times (Figure 8) with205
the oscilloscope Agilent Inﬁniium DSO81204B (12 GHz, 40 GSa/s).206
Figure 8: Measured output of the SOT pulse generator stage.
The dependence of the pulse width on transition times is observed in the Figure 8. Thus, for values of 20, 50207
and 100 ns the obtained widths are 7.1, 19.4 and 38.5 ns, respectively. These pulses occur in both the rise and fall208
transitions. Consequently, it is possible to achieve alternated pulses with diﬀerent widths. As previously remarked,209
the SOT generator output are inverted pulses base-lined at the voltage VDD. If a unique pulse is required, it is210
enough to switch on and oﬀ the current source when necessary. In the same way, it is possible to control the time211
the pulses appear by just controlling the operation of the current source. From Figure 8 can be remarked that the212
amplitude of the pulses is lower than what we expected from simulations (Figure 7). This is due to the 50 Ω input213
impedance of the oscilloscope, as the SOT output pulse requires a high impedance load.214
With this circuit pulse widths down to 1.4 ns for transition times of 5 ns have been achieved, but the pulse is215
distorted and looses amplitude. Below 5 ns the pulse has lost almost all its amplitude and shape. To obtain much216
narrower, free of distortion pulses it is necessary to implement this design in an ASIC, in order to eliminate parasitic217
capacitances and inductances coming from the PCB traces and from discrete devices package. Finally, the jitter of218
the pulse width is measured for a pulse corresponding to the rise edge of the control voltage, with a transition time219
of 20 ns. The results show a jitter of 168 ps for a pulse width of 7.12 ns. This result is not as good as expected.220
This is probably due to the use of current sources based on JFETs, which can cause small ﬂuctuations aﬀecting to221
the SOT generator stability. The use very stable current sources will presumably improve considerably this value.222
4.2. SOT + Matching stage223
Figure 9 shows the output of the SOT generator and the matching stage. The control signal is the same that the224
one used to obtain the results of Figure 8. The three op amps have the same bias: V +s = +7.5 V, V
−
s = −2.5 V. These225
values are several volts in excess of the maximum and minimum voltages of the intended ﬁnal pulse, respectively,226
in order to adequate the pulse to the input and output voltage ranges of the op amps [33].227
4.3 TTCC 10
Figure 9: SOT output pulse with the matching stage. Measurements carried out for several values of the transition times.
Pulses in excess of 4 V have been obtained. Pulse widths of 8.5, 22.9 and 45.0 ns have been measured for228
transition times of 20, 50 and 50 ns, respectively and for both the rise and fall edges. As expected, the matching229
stage practically has no inﬂuence in the pulse width, neither in the pulse amplitude as a unity gain has been230
implemented. For higher pulse amplitudes, higher gains can be selected. For a transition time of 20 ns in the rise231
edge of the control signal, pulse width of 8.47 ns with 149 ps jitter is obtained, which is very similar to the results232
obtained without the matching stage.233
4.3. TTCC234
Figure 10 shows the ﬁnal schematic of the implemented circuit. A low-bandwidth pulse generator based on a235
Smith trigger inverter has been used as control signal. The load connected to the output of the TTCC circuit must236
feature high impedance, otherwise the output capacitor of the TTCC circuit will be discharged through the load237
path resulting in an improper working. Thus an oscilloscope with the possibility of selecting an input impedance238
of 1 MΩ has been used for taken measurements. The value of the output capacitor must be large enough to not239
be aﬀected by the input capacitance Ciss of the SOT generator MOSFET transistors. A value of 1 nF has been240
chosen so it is almost not inﬂuenced by the 3 pF input capacitance of the two BSS83 transistors (1.5 pF each).241
Nevertheless, there is a signiﬁcant trade oﬀ since the smaller the value of the output capacitor is, the faster the242
transition times are achieved.243
Figure 11 shows the working of the TTCC circuit for various values of the sourced current. Transition times244
from 250 ns to 1.8 µs have been achieved for both rise and fall edges. As previously discussed, faster transition245
times can be obtained by decreasing the value of the output capacitor. All measurements were performed with the246
oscilloscope Tektronix TDS3052 (500 MHz, 5 GS/s).247
4.4. SOT + matching stage + TTCC248
Finally, the SOT pulse generator plus the adaptation stage when controlled with the TTCC circuit has been249
measured. A block diagram of the full system is shown in Figure 1.250
As previously remarked, some aspects have to be taken into account. First, the load connected to the output251
of the TTCC must present high impedance, this is accomplished by the MOSFET gate impedance of the SOT252
pulse generator. Second, the input capacitance of the SOT transistors can aﬀect the result as its capacitance is253
added to the value of the TTCC output capacitor, causing slower transition times. Finally, an adaptation stage is254
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Figure 10: TTCC circuit schematic
necessary in order to connect the high impedance required by the SOT pulser to a low impedance load. The results255
are presented in Figure 12. Pulse widths of 355, 180 and 115 ns have been achieved for charging / discharging256
currents of 10, 20 and 30 mA, respectively. All the measurements were taken with the oscilloscope Agilent Inﬁniium257
DSO81204B (12 GHz, 40 GSa/s). It must be pointed out that these pulses could have been measured with scopes of258
lower bandwidths and lower samplig speeds than those featured by the one used here, but with the risk of missing259
information about possible parasitic ringings.260
These results show the proper behavior when the SOT pulse generator is controlled by the variable transition261
time circuit. Furthermore, the design presented here is viable for remotely controlling both the generation and the262
width of the pulses. The former is achieved by adding the circuitry necessary for enabling and disabling the SOT263
current source, so the pulses are generated when desired. It could be performed, for example, with a transistor264
which turns on and oﬀ the current source. The control of the pulses width can be implemented by replacing the265
analog potentiometers of the variable transition time circuit with digital ones. Thus, controlling both of them it266
is possible to create any pulse pattern. In conclusion, this possibility of electronic control opens a new range of267
applications in automation processes.268
5. Conclusions269
A ns-range pulse generation featuring electronic control of pulse width has been developed, named Signal On270
Transition (SOT) pulser. In the design the pulse width is simply controlled by means of the control signal slope,271
so the same PCB can provide a large range of widths which will depend on the degree of slope variability. This272
feature grants high versatility to the pulse generator. Additionally, a matching stage was developed, composed of273
three high speed and low distortion OPAMPs. Pulses of more than +4 V amplitude and less than 10 ns FWHM274
have been achieved with the SOT pulser. The implementation carried out has been with discrete components and275
it is expected to reduce to a great extent the value of the minimum pulse wide achievable in an integrated circuit276
design.277
In the SOT circuit, the maximum pulse repetition frequency achievable is just limited by the commutation of278
the transistors and not by other physical constraints, as for example the charge and discharge times required in SRD279
generators. On the other hand, since the pulse is created during the middle of the control signal transition, it is not280
aﬀected by any ringing occurring at the beginnings and ends of the control signal edges. Additionally, the design is281
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Figure 11: Left: leading edge transition time. Idischarge= 10 mA. Icharge = 5 to 35 mA, and right: falling edge transition time.
Icharge= 10 mA. Idischarge= 5 to 35 mA.
Figure 12: Full system output.
highly appropriated for an integrated circuit implementation, since it is essentially composed by transistors. The282
pulse generation is controllable by activating/deactivating the SOT current source, being able to produce pulses283
just when required, allowing to create custom pulse patterns. The combination of this property and previous one284
make this generator ideal for being used in applications where high repetition frequency rates and discontinuous285
pulse generation are required.286
Finally, a variable transition time circuit (TTCC) has been designed for controlling the width of the pulses.287
This circuit is based on the charge and discharge of a capacitor by means of two variable current sources. A four288
transistor design has been developed for keeping the current sources always active and achieving faster slopes. The289
transition time range can be adjusted by modifying the value of the capacitor. On the other hand, rising and falling290
times are independently controlled by just changing the value of the current sources. In the design presented here it291
is performed by means of a potentiometer, thus using a digital one is possible to control the pulse width by means292
of a computer or a remote control system.293
In conclusion, we demonstrated the great potential of the SOT pulse generator, and its versatility when combined294
with a variable transition time generator for leading to a variable pulse width generator. Additionally, as it can be295
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remotely controlled, the generator is suitable for automation applications.296
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